| Line interface for T1 (1.544MHz) and CEPT (2.048MHz) primary rate networks
|
| Extracts clock and data from twisted pair or coax
|
| Meets requirements of PUB 43801, TR 62411, and applicable CCITT G.823
|
| Precision on-chip PLL eliminates external crystal or LC tankno tuning required
|
| Decodes AMI, B8ZS, and HDB3 coded signals
|
| Designed for short-loop applications such as terminal equipment to DSX-1
|
| Reports alarm and error events
|
| Compatible with the DS2180A T1/ISDN primary rate and DS2181A CEPT
|
| Transceivers and DS2141A T1 and DS2143 E1 controllers
|
| Companion to the DS2186 T1/CEPT
|
| Transmit line interface and DS2188
|
| T1/CEPT jitter attenuator
|
| Single 5V supply; low-power CMOS technology |