ENGLISH 简体中文 日本語 한국어  

MAX2547
WCDMA/HSPA Band I RF-to-Bits Femto-Basestation Radio Receiver

WCDMA Band 1 Femto-기지국 애플리케이션을 위한 업계 최초의 완전한 RF에서 디지털 비트까지 수신 시스템


  QuickView     기술 자료     주문 정보     추가 정보     사용자 의견 (0)     전체  
데이터 시트
전체 데이터 시트의 이용이 가능할 때 알려주세요.

제품 설명
The MAX2547 direct-conversion RF-to-bits radio receiver is designed for Band I (1920MHz to 1980MHz) WCDMA/HSPA femto-basestation applications. The receiver also features a separate dedicated receive path for the 2110MHz to 2170MHz band that enables monitoring of macro cell downlink activity (sniffer mode).

The unique RF-to-bits architecture of the MAX2547 integrates 2 LNAs, quadrature mixers, baseband anti-aliasing filters, programmable gain baseband amplifiers, high dynamic range I and Q sigma-delta analog-to-digital converters (ADCs), a fractional-N frequency synthesizer for local oscillator (LO) generation, and a fractional-N frequency synthesizer for sampling clock generation. Data is transferred from the radio to the baseband/DSP by a digital 1-bit sigma-delta-modulated I and Q bitstream through an LVDS-like interface. All decimation, compensation, and channel filtering is performed in the digital domain. Digital IP blocks are available from Maxim. The operating mode of the radio is fully programmable by a 3-wire serial interface.

The MAX2547 is specified for operation in the extended -40°C to +85°C temperature range and is available in a 7mm x 7mm x 1.4mm fcLGA package with exposed paddle (EP).

주요기능   애플리케이션/용도
  • Complete RF-to-Digital-Bits-Out Radio Receiver Subsystem
  • Supports Band I (1920MHz to 1980MHz) WCDMA/HSPA Operation
  • Supports Sniffer Mode for Monitoring of Macro Cell Activity to Optimize Operating Parameters
  • TS25.104 Compliant
  • Low Power Consumption; Typically 190mW at +2.85V
  • MAX-PHY Digital Rx Interface with Single-Bit I and Q Bitstreams Eliminates Analog Baseband Signals
  • Complete Two-Chip WCDMA/HSPA Basestation Radio Solution with MAX2599 Transmitter Reference Design Available
  • High Dynamic Range Sigma-Delta ADCs Allow
  • Simple AGC Implementation with Switched Gain States
  • On-Chip Fractional-N Frequency Synthesizers for LO and Sampling Clock Generation
  • Dual Buffered Reference Outputs to Drive Transmit IC and Baseband/DSP
  • Operation Controlled Entirely by 3-Wire Serial Interface; No Analog Control Signals Necessary
  • Rail-to-Rail Outputs Controlled by Serial Interface for External Component Control

     
  • WCDMA/HSPA Band I Femto 기지국

    필요한 것을 찾지 못하셨나요?
  • 익일에 제공되는 애플리케이션 엔지니어의 제품 선택 조언
  • 파라메트릭 검색
  • 애플리케이션 도움말
  •  QuickView   기술 자료   주문 정보   추가 정보  
     제품 설명 
     주요기능 
     애플리케이션/용도 
     주요 사양 
     다이어그램 

     데이터 시트 
     애플리케이션 노트 
     디자인 가이드 
     Engineering Journal 
     신뢰성 보고서 
     소프트웨어/모델 
     EV 킷 

     가격 및 재고 유모 
     샘플 
     온라인 구매 
     패키지 정보 
     Lead-Free 정보 

     관련된 제품군 
     참고 사항 
     EV 킷 

    개정판 ;
    이 페이지는 최근에 변경됨: 2008-11-26



          개인정보보호 정책    법적 고지

          Copyright © 2008 by Maxim Integrated Products, Dallas Semiconductor